Search All Articles

Search by:
Multi-Level Fixed-Outline Floorplanning Using Convex Optimization
Efficient Buffer Resource Distribution by Buffer Planning in Floorplanning Level to Improve Buffer Usage and Routing Congestion
A Specification-Driven Framework for the Floorplanning and Placement of Hierarchical VLSI Designs